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Abstract
This work presents a fully differential wideband and low power 240 GHz multiplier-by-8 chain,
manufactured in IHP’s 130 nm SiGe:C BiCMOS technology with fT/fmax = 300/500 GHz. A sin-
gle ended 30 GHz input signal is multiplied by 8 using Gilbert cell-based quadrupler and doub-
ler, and then amplified with a wideband differential 3-stage cascode amplifier. To achieve wide
bandwidth and optimize for power consumption, the power budget has been designed in order
to operate the frequency multipliers and the output amplifier in saturation. With this architec-
ture the presented circuit achieves a 3 dB bandwidth of 40 GHz, meaning a relative 3 dB band-
width of 17%, and a peak saturated output power of 0 dBm. Harmonic rejections better than
25 dB were measured for the 5th, 6th, and 7th harmonics. It dissipates 255 mW from 3 V sup-
ply which results in drain efficiency of 0.4%, while occupying 1.2 mm2. With these character-
istics the presented circuit suits very well as a frequency multiplier chain for driving balanced
mixers in 240 GHz transceivers for radar, communication, and sensing applications.
Introduction
Wide-band frequency multiplier chains with sufficient output power above 200 GHz are of
immense importance used as transmitters or to drive the mixer’s local oscillator (LO) port
in transceivers chip-sets. The main challenges for such circuits are to achieve flat frequency
response with as high DC-to-RF efficiency as possible and filtering out the unwanted harmo-
nics. Different solutions have been proposed to realize such circuits. Fundamental frequency
oscillators at 240 GHz [1] or at 120 GHz followed by a frequency doubler [2], although
being power-efficient solutions, they are accompanied by constrains and tradeoffs concerning
the phase noise due to the degraded quality factor of varactors at such frequencies. Also, in
coherent systems when LO synchronization is required, the design of a phase locked loops div-
ider (PLL) becomes a challenge. A second solution is the multiplication of a low frequency
signal performed by LO chain consisting of cascaded frequency multipliers [3,4]. The latter
option suits well for applications requiring wide tuning range and LO synchronization. It
also allows for the usage of available PLLs at lower frequencies with optimized phase noise
performance. The later solution might be more power consuming due to the multi-stage
nature of such circuits. An efficient power budget distribution becomes of high importance
to achieve acceptable power efficiency. Maximum power efficiency is achieved when the dif-
ferent stages are at the onset of saturation. Another point to consider when designing high
multiplication factor LO chain is the LO spurs, which is critical for wideband communication
systems as the spurious LO signal might lead to parasitic noise folding and unwanted image
signals down-converted on top of the desired signal. That explains why the inter-stage match-
ing circuits within the LO chain need to be carefully designed and centered within the band in
order to reject spurious unwanted harmonics and frequency intermodulation products.
To enhance the achievable output power, power combining of multipliers array has been pro-
posed in the literature where power combining might be either on-chip or wireless [5,6] In this
work LO multiplier-by-8 chain is presented, aiming to deliver 0 dBm of power, which is typically
sufficient to saturate active double-balanced Gilbert cell mixers, across wide bandwidth with a
fully differential architecture. This paper is organized as follows: in the section “Circuit design”,
the LO chain architecture and the design details are discussed. The section “Measurement
results” provides the measurement results and the section “Conclusion” concludes the paper.
Circuit design
LO multiplication chain architecture
As shown in Fig. 1, a single ended 30 GHz signal (LOin) is fed through a spiral Marchand
balun to a single stage Gilbert cell-based frequency quadrupler. The output is amplified by
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a single stage cascode amplifier which drives a 240 GHz frequency
doubler, the die photo of this test structure is shown in Fig. 2(a).
In a second version of the LO chain an output wideband amplifier
is deployed in order to achieve 0 dBm output power, where the
die photo of the full LO chain is shown in Fig. 2(b). Marchand
baluns at 240 GHz were utilized in both versions to allow for
on wafer measurements. The design is implemented in a standard
0.13 nm SiGe:C BiCMOS technology from IHP. The technology
offers hetero-junction bipolar transistors (HBT) with a cutoff fre-
quency and maximum frequency of oscillation of 300 GHz and
500 GHz, respectively. It has two thick metal layers: TopMetal2
(TM2) and TopMetal1 (TM1) with 3 and 2 µm thickness, respect-
ively, and five thin metal layers made of Aluminum.
Wideband 30 GHz Marchand balun
To enable the use of differential architecture, a spiral planar edge-
coupled Marchand balun, shown in Fig. 3, was implemented
at the input. The balun is designed using the top metal layer
(3 µm thick) with a ground plane at a distance of 8.1 µm. The
conductor width (W) and spacing (S) of 4 µm each were chosen
to achieve both wide band operation without sacrificing the ripple
in the insertion loss at the middle of the band, and a good input
return loss (S11) across the whole band, as explained in [7,8].
Another important aspect when designing the conductor width
is the self-resonance of the whole structure, caused by the parasitic
capacitance in between the turns. An inductive compensation
structure at the input (Lcomp) compensates for the pad capacitance
(CPAD). Simulation results show an amplitude and phase imbal-
ance of ±0.5 dB and ±2.5° within the band 10–50 GHz as
shown in Fig. 4. Also the insertion loss for the differential
mode (Diff.) and common mode (CM) to single ended input
(SE) shows a rejection of approximately 25 dB across the whole
band.
A back-to-back test structure, shown in Fig. 3, was manufac-
tured and measured, the measurement results in Fig. 5 show a
3-dB bandwidth of 38.5 GHz from 14 to 52.5 GHz, with a frac-
tional BW of 116 % and a minimum insertion loss of 2.35 dB.
The S11 is below −8 dB across the 3-dB bandwidth. The balun
occupies an area of 260 µm × 150 µm.
120 GHz frequency quadrupler design
Different architectures have been proposed in the literature to
implement frequency quadruplers, frequency doublers have been
either cascaded [4] or stacked in order to reduce the power con-
sumption by reusing the bias current [9]. The latter solution,
although has a low power consumption and larger bandwidth
because of the less number of stages, it suffers from low output
power due to the limited output power from the input push-push
doublers which subsequently does not saturate the second switch-
ing quad. In order to achieve low-power consumption and
Fig. 1. Schematic of the integrated LO chain.
Fig. 2. Die photo of LO chain with no output amplifier (Version 1) (a) and with output
amplifier (Version 2) (b).
Fig. 3. Wideband Spiral Marchand balun schematic and full electromagnetic (EM)
view.
Fig. 4. Simulated S-parameters and gain/phase imbalances for the wideband
Marchand balun.
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sufficient output power, a novel architecture is implemented in this
work where a compact frequency quadrupler based on a single
Gilbert cell converts a 30 GHz input frequency directly into
120 GHz. It consists of a quadrupler core and an output buffer.
The Gilbert cell core shown in Fig. 6(a), which is conventionally
utilized as a doubler, generates strong fourth harmonic by empha-
sizing the nonlinearities (3rd harmonic) of the transconductance
stage (Qn –Qp) which then mixes with the fundamental tone
within the switching quad. Although achieving lower DC power
consumption compared with the cascaded linear multiplying dou-
blers topology, the utilization of the input transconductance stage
nonlinearities degrades the spurious performance of such an archi-
tecture. The output amplifier, shown in Fig. 6(b), behaves as a
tuned filter at the fourth harmonic to reduce the unwanted 3rd
and 5th harmonics. This can be observed in Fig. 7 where the simu-
lated output power for the 3rd, 4th, and 5th harmonics are plotted
across the input frequency. The output amplifier increased the
rejection to the 3rd harmonic by 15 dB and to the 5th harmonic
by 5 dB at 30 GHz input frequency. The circuit achieves an output
power of 2.7 dBm at 120 GHz with a 3 dB bandwidth of 25 GHz,
and a drain efficiency of 4.1%.
240 GHz frequency doubler design
Although the push-push frequency doubler architecture allows for
higher power efficiency [2], it requires a balun at the output in order
to drive double-balanced Gilbert cell mixers. The balun phase and
gain imbalance are translated into commonmode excitation for the
mixer which degrades the LO to RF isolation, this is crucial espe-
cially for direct conversion transmitters. On top of that, single-
ended signaling causes poor supply and ground noise rejection,
and possible feed-back loops. For these reasons a fully differential
Gilbert cell-based doubler, shown in Fig. 8(a), is utilized in this
work to keep the differential architecture of the LO chain [4,10].
As the frequency doubler is normally in the large signal mode of
operation, hence the input transistors (Qn – Qp) and the switching
quad transistors (Q1 – Q4) are sized for maximum fT based on the
under drive current consumption.
The core of the frequency doubler is optimized to reduce the
parasitic capacitance between the input of the switching quad
transistors (Q1 – Q4) and the doubler’s differential output, high-
lighted as Cpar in Fig. 8(a). This is critical at such high frequencies
because large Cpar might lead to a leaking input signal to the
output and so significantly deteriorates the doubler conversion
gain. Full electromagnetic (EM) simulation is used as shown in
Fig. 8(b) to capture the spurious leakage accurately. For the
sake of better output signal differentiality a degeneration resistor
Rdeg of 10 Ω is utilized to degenerate the common mode signal.
With optimized signal routing within the doubler core, phase
and gain imbalance of <5° and 1 dB respectively, were simulated
across the whole band of interest as shown in Fig. 9. In order to
minimize the conversion loss of the doubler, the transmission
lines (TL1− TL2) are optimized to keep a 90° phase shift between
the input base voltage and emitter current to the switching quad,
taking into account the effect of the parasitic inductance within
the doubler core.
A 3 dB bandwidth of 60 GHz with a maximum output power
of −6 dBm (Pin = 0 dBm) was simulated for the doubler with
good in/out matching as shown in Fig. 10(a). While the power
sweep in Fig. 10(b) for Fout = 240 GHz shows that conversion
Fig. 5. Measurement and simulation results for the back to back test structure of the
30 GHz Marchand balun.
Fig. 6. Schematic of the 120 GHz frequency quadrupler (a) and 120 GHz amplifier (b).
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gain of −6.2 dB is achieved at an input power of −3 dBm, while
the output power achieves approximately 0 dBm at an input
power of 8 dBm, dissipating a power consumption of 27 mW.
This leads to maximum drain efficiency of 3.7%.
240 GHz amplifier design
In order to deliver a power level of 0 dBm, a fully differential
240 GHz amplifier offering about 10 dB gain was placed at the
Fig. 7. Simulated 3rd, 4th and 5th LO harmonics at quadrupler core output and amp-
lifier output (Pin = 4 dBm).
Fig. 8. Schematic of the 240 GHz frequency doubler (a) and its full EM simulation
view (b).
Fig. 9. Simulated gain and phase imbalance between doubler differential outputs w
and w/o degeneration resistance.
Fig. 10. Simulation result of the doubler I/O return losses and output power across
frequency for Pin = 0 dBm (a) and the doubler saturated output power and conversion
gain across input power for Fout = 240 GHz (b).
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output of the LO chain, as in the second version of the LO chain
shown in Fig. 1. The used 240 GHz amplifier is a fully differential
3-stage cascode with Guanella impedance transformers [11], used
for input and output matching and transformer-based inter-stage
matching. An amplifier schematic view is reported in Fig. 11(a). A
mid-size transistor has been chosen for trade-off between power
consumption, output power and gain. The collectors have been
biased through the transformers’ center tap, using an additional
10 Ω bias resistor Rb for avoiding inter-stage feedbacks through
the supply lines. The transformers have been designed making
extensive use of EM simulations. Input and output matching
have been performed with the help of Guanella impedance trans-
formers, which transforms in a wideband fashion the reference
impedance of 100–25 Ω, closer to the amplifier’s input and out-
put impedances. In other words, through a Guanella transformer
the 100 Ω reference impedance at which the amplifier has to be
matched can be lowered within the whole band of interest by a
factor 4–25 Ω, an impedance which is close to the one shown
by base, for input matching, and collector, for output matching,
of the core transistors. In order to verify its performance, the
amplifier has been manufactured and measured as a stand-alone
circuit, and its die photo is shown in Fig. 11(b). For measurement
purposes, the differential input and output must be converted by
integrated Marchand baluns to single ended signals. A WR-3.4
(220–325 GHz) vector network analyzer frequency extension
modules have been used to characterize the amplifier. In Fig. 12
on-wafer measurement and simulations of the stand-alone ampli-
fier are compared in terms of S-parameters. The high degree of
agreement validates the design procedure. Within a bandwidth
as wide as 50 GHz, a gain of 9 dB has been measured, at a
power consumption of 100 mW.
LO chain power budget
To explore the power budget across the LO chain, Fig. 13 shows
the simulated power level at the output of each stage across the
input power. It is clear that the highest efficiency will be achieved
if each and every block is operating at the onset of saturation, but
few dBs as a margin is crucial when planning systems at such fre-
quencies. It can be observed that the LO chain saturates at input
power of approximately −4dBm, where the quadrupler drives the
doubler with −2 dBm. The doubler drives the amplifier with a
power of −8dBm, which guarantee that the whole chain is oper-
ating at the onset of saturation with some margin, leading to a
saturated output power of approximately 0 dBm.
Fig. 11. Schematic (a) and die photo (b) of the 240 GHz
amplifier.
Fig. 12. Measured and simulated S-parameters of the 240 GHz amplifier.
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Measurement results
At first the LO chain without the output amplifier (Version 1),
whose die photo is shown in Fig. 2(a), was measured on wafer.
An external low-frequency source was applied at the input of
the multiplier-by-8 chain varying its frequency and power level,
while the output power was measured using an absolute power
meter (Erickson calorimeter PM4). A saturated output power of
−8 dBm was measured with a 3 dB BW of 32 GHz as shown in
Fig. 14(a). A wider bandwidth of 40 GHz was measured for the full
LO chain with the amplifier (Version 2), shown in Fig. 2(b), with
a saturated output power of 0 dBm as shown in Fig. 14(b). These
power levels were compensated for the probe loss of 3 dB but not
for the on chip balun and pad which contribute with a loss of
approximately 1 dB each.
Output LO harmonics of the frequency multiplier chain were
measured on wafer within the G-Band frequency range, 140–
220 GHz, in order to monitor the 5th, 6th, and 7th harmonics.
The measurement results in Fig. 15 shows that the highest har-
monic is the 7th harmonic with a 25 dB of rejection compared-
with the fundamental signal (8th harmonic) which was plotted
in Fig. 14(a). Comparing the harmonics rejection of the first ver-
sion with the one in the second version, it is clear that the external
amplifier enhanced the rejection to the 5th and 6th harmonics as
the frequencies are out of the amplifier effective bandwidth, while
no enhancement can be observed in the 7th harmonic as its fre-
quency range lies within the amplifier bandwidth. A better rejec-
tion of the 7th harmonic can be achieved by further filtering of
the 3rd harmonic at the quadrupler output by adding extra
tuned amplification stage. Good match between measurements
and simulations is achieved through full EM simulation of differ-
ent circuit parts. A temperature of 45°C was used in simulation to
account for the real chip operation temperature. Table 1 compares
this work with state-of-the-art single element LO chains and fre-
quency sources above 200 GHz. With a 3 dB bandwidth of
40 GHz and saturated output power of 0 dBm the presented LO
chain provides the highest bandwidth with such output power
and inherently differential outputs when compared to the
state-of-the-art. It suits well as LO chain to feed balanced
Gilbert cell mixer in transceiver’s front ends. By utilizing a
VCO with 5 GHz of tuning range at 30 GHz and average phase
noise (PN) of −100 dBc/Hz at 10 MHz offset frequency [14],
locked frequency sources of 40 GHz bandwidth in the 240 GHz
frequency band and estimated phase noise of −102 dBc/Hz at
10 MHz offset (PN240GHz = PN300GHz + 20log(8)), can be realized.
Conclusion
In this paper, a fully differential 240 GHz frequency multiplier-
by-8 chain has been presented. A frequency quadrupler followed
by a doubler multiplies a 30 GHz input signal by 8. An output
amplifier operating in the saturation region is deployed to amplify
Fig. 13. Simulation results for the output power after each stage, (Quadrupler output
at 120 GHz, doubler output at 240 GHz and amplifier output at 240 GHz), across input
power at input LO=30 GHz.
Fig. 14. Measured and simulated, saturated output power of the 8th harmonic across
RF frequency for Ver1 and Ver2 at Pin = 4 dBm (a) and output power across input
power for Ver1 and Ver2 for fout = 240 GHz (b).
Fig. 15. Measured LO harmonics at the output across the input LO frequency.
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the doubler output, enhancing the achieved bandwidth and
increase the harmonics rejection. The frequency source achieved
3 dB bandwidth of 40 GHz with saturated output power of
0 dBm. The worst case harmonic rejection is 25 dB for the 7th
harmonic, while the 5th and 6th harmonics were rejected by
more than 40 dB. The circuit dissipates 255 mW, from a 3 V sup-
ply, and occupies 1.2 mm2. With this performance, the presented
frequency source is well suited as LO chain to drive balanced
Gilbert cell mixers for a variety of wideband communication
and imaging applications.
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